TDA7250
60 W HI-FI DUAL AUDIO DRIVER
. . . . . . .
WIDE SUPPLY VOLTAGE RANGE : 20 TO 90 V ( 10 to 45 V) VERY LOW DISTORTION AUTOMATIC QUIESCENT CURRENT CONTROL FOR THE POWER TRANSISTORS WITHOUT TEMPERATURE SENSE ELEMENTS OVERLOAD CURRENT PROTECTION FOR THE POWER TRANSISTORS MUTE/STAND-BY FUNCTIONS LOW POWER CONSUMPTION OUTPUT POWER 60 W/8 AND 100 W/4
DIP20 ORDERING NUMBER : TDA7250
D E SC R I PT I O N The TDA7250 stereo audio driver is designed to drive two pair of complementary output transistor in the Hi-Fi power amplifiers. A P PL I C A T I O N CIRCUIT
bs O
let o
Pr e
du o
(s) ct
so Ob -
te le
ro P
uc d
s) t(
September 2003
1/11
TDA7250
PIN CONNECTION (top view)
ABSOLUTE MAXIMUM RATINGS
Symbol Vs Ptot Tj, Tstg Supply Voltage
Power Dissipation at Tamb = 60 C
Storage and Junction Temperature
bs O
let o
Pr e
du o
(s) ct
Parameter
so Ob -
te le
ro P
uc d
s) t(
Value 100 1.4 40 to + 150
Unit V W C
THERMAL DATA
Symbol Rth j-amb Parameter Thermal Resistance Junction-ambient Max. Value 65 Unit C/W
2/11
TDA7250
PIN FUNCTIONS
N 1 2 3 4 5 Name VS POWER SUPPLY NONINV. INP. CH. 1 QUIESC. CURRENT CONTR. CAP. CH1 SENSE () CH. 1 ST. BY / MUTE / PLAY Negative Supply Voltage. Channel 1 Input Signal. This capacitor works as an integrator, to control the quiescent current to output devices in no-signal conditions on channel 1. Negative voltage sense input for overload protection and for automatic quiescent current control. Three-functions Terminal. For VIN = 1 to 3 V, the device is in MUTE and only quiescent current flows in the power stages ; - for VIN < 1 V, the device is in STAND-BY mode and no quiescent current is present in the power stages ; - for VIN > 3 V, the devic High Impedance Power-stages Monitor. Negative Voltage Sense Input for Overload Protection and for Automatic Quiescent Current Control. This capacitor works as an integrator, to control the quiescent current to output devices in no-signal conditions on channel 2. If the voltage at its terminals drops under 250 mV, it also resets the device from high-impedance state of output stages. Channel 2 Input Signals. Negative Supply Voltage. Feedback from Output (channel 2). Function
6 7 8
CURRENT PROGRAM SENSE () CH. 2 QUIESC. CURRENT CONTR. CAP. CH. 2
9 10 11 12 13 14 15 16 17 18 19 20
NONINV. INP. CH. 2 Vs POWER SUPPLY INVERT. INP. CH. 2 OUT () CH. 2 OUT (+) CH. 2 SENSE (+) CH. 2 COMMON AC GROUND VS + POWER SUPPLY SENSE (+) CH. 1 OUT (+) CH. 1 OUT () CH. 1 INVERT. INP. CH. 1
Out Signal to Lower Driver Transistor of Channel 2. Out Signal to Higher Driver Transistor of Channel 2.
Positive Voltage Sense Input for Overload Protection and for Automatic Quiescent Current Control. AC Input Ground in MUTE Condition. Positive Supply Voltage.
Positive Voltage Sense Input for Overload Protection and for Automatic Quiescent Current Control. Out Signal to High Driver Transistor of Channel 1. Out Signal to Low Driver Transistor of Channel 1. Feedback from Output (channel 1).
bs O
let o
Pr e
du o
(s) ct
so Ob -
te le
ro P
uc d
s) t(
3/11
TDA7250
BLOCK DIAGRAM
bs O
let o
Pr e
du o
(s) ct
so Ob -
te le
ro P
uc d
s) t(
4/11
TDA7250
ELECTRICAL CHARACTERISTICS (Tamb = 25 C, Vs = 35 V, play mode, unless otherwise specified)
Symbol Parameter Supply Voltage Vs Id Quiescent Drain Current Ib Vos Ios Gv eN SR d Input Bias Current Input Offset Voltage Input Offset Current Open Loop Voltage Gain Input Noise Voltage Slew Rate Total Harmonic Distortion Test Conditions Stand-by Mode Play Mode Min. 10 Typ. 8 10 0.2 1 100 90 60 3 10 Gv = 26 dB, Po = 40 W f = 1 kHz f = 20 kHz Vs = 35 V, RL = 8 Vs = 30 V, RL = 8 Vs = 35 V, RL = 4 f = 100 Hz f = 1 kHz 0.004 0.03 60 60 40 100 5 75 75 Max. 45 14 1 10 200 Unit V mA A mV nA dB V V/s % % Vpp W W W mA dB dB
f = 100 Hz f = 10 kHz RG = 600 B = 20 Hz to 20 kHz
Vopp Po
Output Voltage Swing Output Power (*)
Io SVR Cs
Output Current Supply Voltage Rejection Channel Separation
MUTE / STANDBY/ PLAY FUNCTIONS
Symbol Ii Vth H Vth H Vi Parameter Input Current (pin 5) Comparator Standby Threshold (**) Comparator Mute / Play Threshold (**) Hysteresis Mute / Play / Mute Test Conditions
Hysteresis Standby / Mute
Mute Attenuation Input Voltage Max. (pin 5)
( * ) Application circuit of fig. 1 ( * *) Referred to - Vs.
CURRENT SURVEY CIRCUITRY
bs O
td
Symbol
let o
Pr e
od
uc
(s) t
Ob -
so
te le
ro P
Min. 1.0
uc d
s) t(
Typ. 0.1 1.25 200
Max. 1.5
Unit A V mV
2.4
3.0 300 60
3.6
V mV dB V
f = 1 kHz 12 (**)
d = 0.1 % ; G v =26 dB.
f = 1 KHz ;
Parameter to + V S to VS
Test Conditions
Min. 0.8 0.8 10
Typ. 1 1
Max. 1.4 1.4
Unit V V s
Comparator Reference
Delay Time
QUIESCENT CURRENT CONTROL
Symbol Parameter Capacitor Current Comparator Reference Test Conditions Charge Discharge to + V S to VS Min. 30 250 10 Typ. 60 500 20 10 25 Max. Unit A A mV mV 5/11
TDA7250
Figure 1 : Application Circuit with Power Darlingtons.
bs O
let o
Pr e
du o
(s) ct
so Ob -
te le
ro P
uc d
s) t(
N o t e : Q1/Q2 = Q3/Q4 = TIP 142/TIP147 GV = 1 + R1/R2
6/11
TDA7250
Figure 2 : Output Power vs. Supply Voltage. Figure 3 : Distortion vs.Output Power (*).
Figure 4 : Channel Separation.
Figure 5 : Supply Voltage Rejection vs. Frequency.
Figure 6 : Quiescent Current vs. Supply Voltage.
bs O
let o
Pr e
du o
(s) ct
so Ob -
te le
ro P
uc d
s) t(
Figure 7 : Quiescent Current vs. Tamb.
7/11
TDA7250
Figure 8 : Total Dissipated Power vs. Output Powe r (*). Figure 9 : Efficiency vs. Output Power (*).
Figure 10 : Play-mute Standby Operation.
( * ) Complete circuit
bs O
let o
Pr e
du o
(s) ct
so Ob -
te le
ro P
uc d
s) t(
8/11
TDA7250
Figure 11 : Application Circuit Using Power Transistors.
Figure 12 : Suggested Transistor Types for Various Loads and Powers. RL = 8
O
bs
let o
Pr e
+30W
du o
+50W BDW 93/94B
(s) ct
so Ob -
te le
ro P
uc d
s) t(
TL = 4
+70W TIP 142/147 30W BDW 93/94A +50W BDW 93/94B +90W BDV 64/65B +130W MJ 11013/11014
15W
BDX 53/54A
BDX 53/54B
9/11
TDA7250
DIM. MIN. a1 B b b1 D E e e3 F I L Z 0.254 1.39
mm TYP. MAX. MIN. 0.010 1.65 0.45 0.25 25.4 8.5 2.54 22.86 7.1 3.93 3.3 1.34 0.055
inch TYP. MAX.
OUTLINE AND MECHANICAL DATA
0.065 0.018 0.010 1.000 0.335 0.100 0.900 0.280 0.155 0.130 0.053
bs O
let o
Pr e
du o
(s) ct
so Ob -
te le
ro DIP20 P
uc d
s) t(
10/11
TDA7250
bs O
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners 2003 STMicroelectronics - All rights reserved STMicroelectronics GROUP OF COMPANIES Australia Belgium - Brazil - Canada - China Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com
let o
Pr e
du o
(s) ct
so Ob -
te le
ro P
uc d
s) t(
11/11
|
